



# AN ENERGY AND BANDWIDTH EFFICIENT RAY TRACING ARCHITECTURE

Daniel Kopta, Konstantin Shkurko, Josef Spjut, Erik Brunvand, Al Davis

#### The Goal




Can we reduce ray tracing energy consumption without hurting frame rate?

## TRaX - SPMD Ray Tracing GPU




- Cycle accurate simulator
- □ Tiled "Thread Multiprocessors" (TMs)



## Where Does Energy Go?



Energyestimatesfrom Cactiand Synopsys



~200 Watts at 30 FPS

#### What can we do?




- Consider an ASIC
  - Great energy/delay, but not flexible
- Configurable persistent pipelines
  - Almost as good, but more flexible

- Coherent data access
  - Stay in pipeline mode longer
  - Reduce bandwidth requirements


## Macro Instruction Pipelines






## Ray - Box/Triangle Dataflow









### TRaX TM





## Reconfigured Pipeline





## Pipeline Persistence




- Opportunities in RT
  - Box test (traversal)
  - Triangle test (intersection)
  - Others?

- □ Streaming, Ray sorting, etc...
  - StreamRay: Gribble, Ramani, 2008, 2009
  - Treelet decomposition: Aila & Karras, 2010

#### **Treelets**





#### STRaTA



Streaming Treelet Ray Tracing Architecture

- HW support for treelet ray streams
  - Repurposes most of L2 cache
  - L1 hit rate increases, off-chip access decreases
- Enables pipelines to persist longer
  - Reduce instruction fetch and register access


#### Test Scenes



Hairball

Sibenik

Vegetation









## Where Does Energy Go?






## Results (ICache + RF)






## Results (L2 + DRAM energy)









#### Conclusions



- □ Up to 38% combined energy reduction
  - (memory hierarchy, I\$, RF)

No significant change in performance

Simple HW/SW modifications

#### Thanks!



#### Thanks to:

Samuli Laine for Hairball and Vegetation,
Marko Dabrovic for Sibenik

Anonymous reviewers

Utah Hardware Ray Tracing Group